



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/710,606	11/10/2000	Jong-Myoung Lee	AB-1060 US	5064

7590 02/01/2002

David T. Millers
SKJERVEN MORRIL MacPHERSON LLP
Suite 700
25 Metro Drive
San Jose, CA 95110-1349

EXAMINER

PAREKH, NITIN

ART UNIT PAPER NUMBER

2811

DATE MAILED: 02/01/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.
09/710,606

Applicant(s)
Lee

Examiner
Nitin Parekh

Art Unit
2811



-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on Dec 28, 2001
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 35 C.D. 11; 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5 is/are pending in the application.
- 4a) Of the above, claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claims _____ are subject to restriction and/or election requirements.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

- 13) ☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
- a) ☒ All b) ☐ Some* c) ☐ None of:
- ☒ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- *See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

- 15) ☒ Notice of References Cited (PTO-892) 18) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 16) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 19) ☐ Notice of Informal Patent Application (PTO-152)
- 17) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s). 3 20) ☐ Other: _____

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Russell (US Pat. 5545920).

Regarding claims 1 and 3, Russell discloses Lead-on-chip (LOC) semiconductor package comprising:

- a semiconductor chip (12 in Fig. 5) on which a plurality of bonding pads (121/51 in Fig. 5) are arranged in rows
- leads (102/52 in Fig. 5) corresponding to the bonding pads being located on the opposite sides of the chip with the bonding pads therebetween (Fig. 5)
- wires (14 in Fig. 5) electrically connecting the bonding pads and the leads

Art Unit: 2811

- a molding resin (15 in Fig. 1-5) encapsulating the chip, leads and wires where the leads include general/conducting leads (52 outside the chip in Fig. 5) and support/conducting leads (102 in contact and being attached to the chip in Fig. 5)
- the support leads are electrically connecting the bonding pads via the wires disposed on the opposite ends of the chip and are bent to extend toward the chip and physically contact the chip to fix the chip
- the general/conducting leads are disposed in a row between the support/conducting leads (leads 52 between leads 102 at the corner of the chip in Fig. 5), electrically connecting the bonding pads via the wires and separated from the chip without being in contact with the chip (Fig. 5; Fig. 1-5; Col. 3, line 30 Col. 4, line 50).

Russell fails to specify/label the support/conducting leads as stable leads.

However, Russell further discloses using a conventional two-sided adhesive tape/member (11 in Fig. 1A/C; Col. 3, line 50) on a portion of the surface of the chip to fix the chip to the corresponding portions of the end of each of the support/conducting inner leads. It would be obvious to one of ordinary skill that such support/conducting leads physically contacting the chip provide the function of stabilizing and supporting the package.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate stable leads and general leads to reduce the mechanical stress and improve stability in Russell's package.

Art Unit: 2811

Regarding claim 2, Russell further discloses the general/conducting leads and support/conducting leads comprising inner and outer lead/portions where the inner leads are encapsulated in the molding resin and the outer leads extend from the molding resin (Fig. 5 and 1A-C; Col. 3, line 52).

3. Claims 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Russell (US Pat. 5545920) in view of Takeuchi (US Pat. 5977614) and Tsubosaki et al (US Pat. 6137159).

Regarding claim 4, Russell fails to specify a surface area of the end of the stable inner lead contacting the adhesive member being substantially wider/greater than a portion of the stable inner lead not in contact with the adhesive.

Takeuchi discloses the power/stable inner leads having a zig-zag shape configuration such that the dimension/area of the end of the power/stable inner lead (35a in Fig. 6) contacting the adhesive member is substantially wider/greater than a portion of the stable inner lead not in contact with the adhesive (Col. 6, line 50; Col. 7, line 32).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the stable inner leads where the surface area of the end of the stable inner lead contacting the adhesive member is substantially greater than a portion of the

Art Unit: 2811

stable inner leads which is not in contact with the adhesive to improve the lead strength and adhesion using Takeuchi's lead design in Russell's package.

Regarding claim 5, Russell fails to specify the ends of the general inner leads being up-set toward the top of the chip.

It is a matter of design choice in chip packaging and interconnection technology art to select the configuration of the general leads extending from the package such as up-set, down-set, co-planar, etc. to achieve the desired layout for an external connection.

Tsubosaki et al teach using a conventional up-set configuration for the general leads (Fig. 2; Col. 4) in a LOC package.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate general inner leads having an up-set configuration toward the top of the chip to facilitate subsequent mounting/connection using Tsubosaki et al's lead design in Russell's package.

Papers related to this application may be submitted directly to Art Unit 2811 by facsimile transmission. Papers should be faxed to Art Unit via Technology Center 2800 fax center located in Crystal Plaza 4, room 4C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (15 November 1989).


Art Unit: 2811

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number in (703) 305-3410. The examiner can be normally reached on Monday-Friday from 08:30 am-5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas, can be reached on (703) 308-2772. The fax number for the organization where this application or proceeding is assigned is (703) 308-7722 or 7724.

Nitin Parekh

01-29-02


TOM THOMAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800